Realization of post-CMOS graphene electronics requires production of semiconducting graphene, which has been a labor-intensive process. [1][2][3][4][5] We present tailoring of silicon carbide crystals via conventional photolithography and microelectronics processing to enable templated graphene growth on 4H-SiC{110n} (n ≈ 8) crystal facets rather than the customary {0001} planes. This allows self-organized growth of graphene nanoribbons with dimensions defined by those of the facet.
semi-metallic band structure 11 allows ambipolar tuning of conduction and direct application to RF devices, 12 while other devices require modification of the graphene sheet to induce a band gap. The latter has received significant attention, and has been accomplished by selective chemical treatment, 13, 14 and nanoribbon fabrication, 1-5 which results in a band gap inversely proportional to ribbon width. [15] [16] [17] The nanoribbon approach is promising in that it has shown large gating effects, but production methods documented thus far, including e-beam lithography 1-3 and other approaches, 4,5 are too slow and not controllable enough for technological application.
Morphology of epitaxial graphene on SiC is highly influenced by the structure of the underlying substrate. In well-controlled growth conditions, 7,8,18,19 nominally on-axis SiC retains an ordered terrace structure that originates in the miscut angle of the SiC wafer. Many interpret these steps as being problematic, 20 but scanning tunneling microscopy measurements have consistently observed that the graphene lattice is continuous over such steps. This is true of 0.5 nm 4H-SiC half-unit cell steps and few-nm steps where step bunching occurs. 6, 21 We find [see Fig. 1 ] that this remains true at a much larger scale; graphene pleats typically present on the SiC(0001) plane 18 are observed traversing prepared SiC steps as large as 150 nm, indicating continuity of graphene over the step. These observations explain transport measurements in which underlying SiC steps appear to have little effect on mobility 7,22 or observation of the quantum Hall effect, 22 and suggest exploitation of the effect to produce nanoribbons by novel fabrication methods.
It has long been known 23 that SiC{0001} surfaces exhibit step bunching in various environments. Recent systematic studies have found a greater propensity for step bunching on the (0001) face, [24] [25] [26] [27] with vicinal miscuts toward 1100 displaying bunching of parallel steps into (110n) "nanofacets" up to 4 − 5 unit cells in height, oriented at an angle of ∼ 25
• to the basal plane. 25, 26 It has been suggested that such nanofacet formation may be understood as a minimization of surface free energy. 25, 28 Steps perpendicular to the directions 1100 are strongly favored on (0001), such that steps formed macroscopically perpendicular to
The (0001) face, by contrast, seems to form steps at almost any orientation. 26 Step-bunched nanofaceting has not been observed there previously, 26,27 but we show in Fig. 1 We propose exertion of control over the natural step bunching mechanism to prepare a crystal facet for self-organized graphene growth [see Fig. 2 ]. Given the discussion above, the best choice for this purpose may be (110n). min., inducing SiC step flow; the abrupt step relaxes to a (110n) facet, and the temperature is elevated to > 1450 • C for graphene growth as described previously.
6,7,18
Preferential growth on the facet is confirmed by Raman mapping as shown in Fig. 3b .
The intensity of the 2D Raman band (2700 cm −1 ) characteristic of graphene is mapped over a ∼ 100 nm SiC step and adjacent (0001) faces. Little to no intensity is observed on the horizontal surfaces, but significant intensity is seen at the step edge, indicating presence of graphene there. Note that the lateral resolution of the Raman instrument, at ∼ 1 µm, is much larger than the facet width and the mapping grid spacing. Optimization of growth temperature and time will foreseeably enhance selectivity.
Cross-sectional HRTEM images [see Fig. 3c ] also evidence preferential growth. Multiple layers of graphene are observed on the facet, with only partial layers on the horizontal (0001) plane. The facet angle observed, 24
• , is in agreement with AFM measurements (not shown) of 24−28
• across multiple samples and locations, corresponding to the high-index SiC facet (110n), where n ≈ 8. The precise facet obtained is dependent on processing temperature.
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Ribbon samples were prepared for electrical measurement by exposure to an extremely short directional O 2 RIE to remove any graphene fragments from the horizontal (0001) surface. This was verified by Raman mapping, as shown in Fig. 4b . Extensive electrical probing confirmed lack of measurable conductivity on the horizontal surfaces. Note that this processing step will very likely become unnecessary with refinement of preferential growth parameters. Metal contacts were deposited for four-terminal measurements without gate and two-terminal measurements with top gate. In the latter case, an Al 2 O 3 dielectric was deposited by atomic layer deposition (ALD) followed by deposition of the metal gate [see Photolithographic processing allows fabrication of a large number of devices at higher
density. An array of top-gated graphene transistors prepared on the (0001) face of a 4×6 mm SiC chip with SiC etch depth ∼ 100 nm is shown in Fig. 5b . A single device (source, drain, channel, and gate, as illustrated in Fig. 2 ) occupies a 35 × 65 µm area, so the 0.24 cm 2 chip accommodates more than 10,000 transistors. This density was limited primarily by the size of the probe tips used for electrical measurement, but it is, to our knowledge, the highest density of graphene transistors achieved to date. The room temperature gating effect is plotted in Fig. 5b . While transport characteristics of the various devices are reasonably consistent, there is work to be done in improving the selective growth and patterning. Two imminent changes will dramatically enhance this effect: reducing the growth temperature and time to in turn reduce the number of graphene layers on the facet, significantly improving gating efficiency, and reducing the SiC etch depth to narrow the ribbon, inducing a band gap at room temperature.
It should be noted that there are likely fundamental differences in the graphene growth among the possible SiC facets, analogous to the dramatic differences in growth speed and layer orientation observed on the (0001) and (0001) 
Methods
Substrates were nominally on-axis research-grade semi-insulating 4H-SiC from Cree, Inc.
Arrays of Ni lines were defined on the (0001) or (0001) SiC crystal face by a standard photolithographic lift-off process, and transferred into the SiC by a 43% SF 6 /23% O 2 /33%
Ar RIE operating at 30 mTorr. RF power was tuned to give a SiC etch rate of 8Å/s, allowing precisely controllable etching. Ultrasonic treatment in nitric acid removed Ni from the SiC surface, and further cleaning and graphene growth proceeded as described previously.
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O 2 RIE operating at 100 mTorr was tuned to give a graphene etch rate of ∼ 1Å/s, and etch time was several to a maximum of ten seconds. Samples were mounted with (110n) facet parallel to ion flux. Pd/Au contacts were defined by e-beam or photo-lithographic lift-off.
Atomic layer deposition (ALD) of Al 2 O 3 was performed as described by Williams et al. 
